## WHAT IS CLAIMED IS:

 Λ	mamani	COMPTICIDO	•
 $\overline{}$	HIGHIOIV	comprising	١.

at least one array of memory elements;

a partition of the at least one array into a plurality of sub-arrays of the memory elements;

an array configuration circuit for selectively putting the at least one array in one of two operating configurations, the two operating configurations including:

a first operating configuration, in which the memory elements of the at least one array are coupled one to another to form a monodimensional sequentiallyaccessible memory, and

a second operating configuration, in which the memory elements in each subarray are coupled to one another so as to form an independent monodimensional sequentially-accessible memory block, a data content of any memory element of the sub-array being rotatable by shifts through the memory elements of the sub-array;

a sub-array selector, responsive to a first memory address, for selecting one among the at least two sub-arrays according to the first memory address, the sub-array selector enabling access to the selected sub-array; and

a memory element access circuit, responsive to a second memory address, for enabling access to a prescribed memory element in the selected sub-array after a prescribed number of shifts, depending on the second memory address, of the data content of the memory elements in the selected sub-array.

- 2. The memory according to claim 1, in which said array configuration circuit includes, for each sub-array of memory elements, an input selector associated with a first memory element of the sub-array, for selectively feeding the first memory element with either an output of a last memory element in an adjacent previous sub-array, in the first operating configuration, or an output of a last memory element of the sub-array, in the second operating configuration.
- 3. The memory according to claim 1, in which the first operating configuration is a data storage configuration, in which the memory is put when data are to be stored therein, and the second operating configuration is a data retrieval configuration, in which the memory is put when data are to be retrieved therefrom.

4. The memory according to claim 3, in which in the second operating configuration each sub-array provides a respective output data, the sub-array selector selecting one sub-array output data out of the at least two output data provided by the at least two sub-arrays, according to the first address.  5. The memory according to claim 4, in which said memory element access circuit enables a transfer of the output data of the selected sub-array to a memory output after a prescribed number of shifts of the data content of the memory elements in the selected sub-array.  6. The memory according to claim 5, in which said memory element access circuit includes a counter for counting the number of data content shifts, and a coincidence detector detecting coincidence between a counter value and a value representative of the second address, the coincidence detector enabling the transfer of the output data of the selected sub-array to the memory output when the counter value equals the value representative of the second address.  7. The memory according to claim 1, in which each memory element includes at least one flip-flop.  8. A memory, comprising: a plurality of memory locations each having a contents; and a control circuit coupled to the memory locations and operable to, allow random access to the memory locations during a first mode of operation, and allow sequential access to the contents of the memory locations via a predetermined one of the memory locations during a second mode of operation.  9. The memory of claim 8 wherein: the first mode of operation comprises a read mode; and the second mode of operation comprises a write mode.					
circuit enables a transfer of the output data of the selected sub-array to a memory output after a prescribed number of shifts of the data content of the memory elements in the selected sub-array.  6. The memory according to claim 5, in which said memory element access circuit includes a counter for counting the number of data content shifts, and a coincidence detector detecting coincidence between a counter value and a value representative of the second address, the coincidence detector enabling the transfer of the output data of the selected sub-array to the memory output when the counter value equals the value representative of the second address.  7. The memory according to claim 1, in which each memory element includes at least one flip-flop.  8. A memory, comprising: a plurality of memory locations each having a contents; and a control circuit coupled to the memory locations and operable to, allow random access to the memory locations during a first mode of operation, and allow sequential access to the contents of the memory locations via a predetermined one of the memory locations during a second mode of operation.  9. The memory of claim 8 wherein: the first mode of operation comprises a read mode; and the second mode of operation comprises a write mode.	2 3	configuration each sub-array provides a respective output data, the sub-array selector selecting one sub-array output data out of the at least two output data			
circuit includes a counter for counting the number of data content shifts, and a coincidence detector detecting coincidence between a counter value and a value representative of the second address, the coincidence detector enabling the transfer of the output data of the selected sub-array to the memory output when the counter value equals the value representative of the second address.  7. The memory according to claim 1, in which each memory element includes at least one flip-flop.  8. A memory, comprising: a plurality of memory locations each having a contents; and a control circuit coupled to the memory locations and operable to, allow random access to the memory locations during a first mode of operation, and allow sequential access to the contents of the memory locations via a predetermined one of the memory locations during a second mode of operation.  9. The memory of claim 8 wherein: the first mode of operation comprises a read mode; and the second mode of operation comprises a write mode.	2	circuit enables a transfer of the output data of the selected sub-array to a memory output after a prescribed number of shifts of the data content of the memory			
at least one flip-flop.  8. A memory, comprising: a plurality of memory locations each having a contents; and a control circuit coupled to the memory locations and operable to, allow random access to the memory locations during a first mode of operation, and allow sequential access to the contents of the memory locations via a predetermined one of the memory locations during a second mode of operation.  9. The memory of claim 8 wherein: the first mode of operation comprises a read mode; and the second mode of operation comprises a write mode.	2 3 4 5	circuit includes a counter for counting the number of data content shifts, and a coincidence detector detecting coincidence between a counter value and a value representative of the second address, the coincidence detector enabling the transfer of the output data of the selected sub-array to the memory output when the counter			
a plurality of memory locations each having a contents; and a control circuit coupled to the memory locations and operable to, allow random access to the memory locations during a first mode of operation, and allow sequential access to the contents of the memory locations via a predetermined one of the memory locations during a second mode of operation.  The memory of claim 8 wherein: the first mode of operation comprises a read mode; and the second mode of operation comprises a write mode.					
the first mode of operation comprises a read mode; and the second mode of operation comprises a write mode.	2 3 4 5 6 7	a plurality of memory locations each having a contents; and a control circuit coupled to the memory locations and operable to, allow random access to the memory locations during a first mode of operation, and allow sequential access to the contents of the memory locations via a predetermined one of the memory locations during a second mode of			
	2 3	the first mode of operation comprises a read mode; and the second mode of operation comprises a write mode.			

the first mode of operation comprises a write mode; and

the second mode of operation comprises a read mode.

2

3

1	11. A memory, comprising:		
2	an array of memory locations; and		
3	a control circuit coupled to the array and operable to cause the array to		
4	operate as		
5	a random-access memory during a first mode of operation, and		
6	a first-in-first-out memory during a second mode of operation.		
1	12. The memory of claim 11 wherein:		
2	the memory locations comprise a ring of serially coupled memory locations		
3	each having a respective contents; and		
4	during the first mode of operation, the control circuit is operable to,		
5	receive a clock signal,		
6	shift the contents of each respective memory location in the ring to a		
7	respective next memory location in the ring once per cycle of the clock signa		
8	and		
9	allow access to a predetermined one of the memory locations during a		
10	predetermined cycle of the clock signal.		
1	13. The memory of claim 11 wherein:		
2	the memory locations comprise a ring of a number $n$ of serially coupled		
3	memory locations each having a respective contents; and		
4	during the first mode of operation, the control circuit is operable to,		
5	receive a clock signal,		
6	shift the contents of each respective memory location in the ring to a		
7	respective next memory location in the ring once per cycle of the clock signal		
8	for <i>n</i> clock cycles, and		
9	allow access to a predetermined one of the memory locations during a		
10	predetermined cycle of the clock signal.		
1	14. An electronic system, comprising:		
2	a memory, comprising,		
3	a plurality of memory locations each having a contents, and		
4	a control circuit coupled to the memory locations and operable to,		
5	allow random access to the memory locations during a first		
6	mode of operation, and		

7	allow sequential access to the contents of the memory locations		
8	via a predetermined one of the memory locations during a second		
9	mode of operation.		
1	15. A method, comprising:		
2	randomly accessing memory locations of a memory during a first mode		
3	of operation, and		
4	sequentially accessing the contents of the memory locations via a		
5	predetermined one of the memory locations during a second mode of		
6	operation.		
1	16. The method of claim 15 wherein randomly accessing the memory		
2	locations comprises:		
3	accessing a first memory location having a first address; and		
4	accessing a second memory location having a second address.		
1	17. The method of claim 15 wherein sequentially accessing the memory		
2	locations comprises:		
3	reading first data from a first memory location;		
4	shifting second data from a second memory location into the first memory		
5	location; and		
6	reading the second data from the first memory location.		
1	18. The method of claim 15 wherein sequentially accessing the memory		
2	locations comprises:		
3	writing first data to a first memory location;		
4	shifting the first data from the first memory location to a second memory		
5	location; and		
6	writing second data to the first memory location.		
1	19. The method of claim 15 wherein randomly accessing the memory		
2	locations comprises:		
3	shifting the contents of each respective memory location to a respective next		
4	memory location a number of times; and		
5	accessing a predetermined one of the memory locations after a		
6	predetermined one of the shifts		

## 01-SIN-328/RR; I02039-US; 2110-49-3

1	20.	The method of claim 15 wherein randomly accessing the memory	
2	locations comprises:		
3	shifting the contents of each of $n$ respective memory locations to a respective		
1	next one of the $n$ memory locations $n$ times; and		
5	acces	ssing a predetermined one of the $n$ memory locations after a	
3	predetermin	ed one of the <i>n</i> shifts.	